

Cost-Effective Decoding Platform

Overview

The F135 is an advanced application processor designed specifically for the video decoding market. It has a rich set of peripheral interfaces and many new features to provide a low-cost solution design.

Highlights

- Integrated 64-bit RISC CPU processor provides powerful computing performance.
- Supports external DDR2/DDR3/DDR3L, maximum capability up to 256 MB.
- Supports H.265/H.264 1080p@60fps video decoding, and MJPEG/JPEG 1080p@60fps video encoding.
- Rich peripheral interfaces, such as USB, SDIO, UART, SPI, PWM, GPADC, GPIO_ADC, IR, and so on.
- Rich video interfaces, RGB888, Dual-LVDS, MIPI-DSI for Display.


Features

CPU	<ul style="list-style-type: none"> • XuanTie C906 RISC-V CPU • 64 KB I-cache + 64 KB D-cache
Memory	<ul style="list-style-type: none"> • 16-bit DDR2/DDR3/DDR3L, maximum capability up to 256 MB • SD3.0/eMMC4.41
Video Engine	<ul style="list-style-type: none"> • Video decoding <ul style="list-style-type: none"> -H.265 up to 1080p@60fps -H.264 up to 1080p@60fps -H.263, MPEG-1/2/4, VC-1, up to 1080p@60fps • Image decoding <ul style="list-style-type: none"> -JPEG up to 1080p@60fps • Video encoding <ul style="list-style-type: none"> - JPEG/MJPEG up to 1080p@60fps - Maximum resolution: 8192x8192 - Supports input picture scaling. The scaling ratio for width and height is 0.25 to 8.
Display Engine	<ul style="list-style-type: none"> • Allwinner Awonder1.1 Lite post processing for an excellent display experience • Supports de-interlace (DI) up to 1920x1080@60fps • Supports G2D hardware accelerator including rotate and mixer functions


Features

Video OUT	<ul style="list-style-type: none"> 1 x RGB888 output interface up to 1920 x 1080@60fps Dual link LVDS interface up to 1920 x 1080@60fps 4-lane MIPI DSI interface up to 1920 x 1200@60fps
Audio	<ul style="list-style-type: none"> 2 DACs and 1 ADC Analog audio interfaces: MICIN1P/N, FMINL, HPOUTL/R Digital audio interfaces: I2S/PCM, DMIC, OWA IN/OUT
Security	<ul style="list-style-type: none"> AES, DES, 3DES encryption and decryption algorithms RSA signature verification algorithm MD5/SHA and HMAC tamper proofing Hardware random number generator Integrated 2 Kbits eFuse storage space
Connectivity	<ul style="list-style-type: none"> 1 x USB2.0 DRD, 1 x USB2.0 Host 1 x SDIO 3.0, 2 x SPI, 6 x UART, 4 x TWI 8-ch PWM, 1-ch GPADC, 2-ch GPIO_ADC (multiplexed on GPIO pins), IR TX&RX, LEDC
Package	<ul style="list-style-type: none"> QFP128, 14 mm x 14 mm

Block Diagram



Application Diagram



ABOUT ALLWINNER

Allwinner Technology, founded in 2007, is an outstanding designer dedicated to intelligent application SoC, high performance analog component and wireless connectivity IC. It is headquartered in Zhuhai China, with other R&D centers and offices in Shenzhen, HongKong, Xi'an, Beijing and Shanghai. Listed on the GEM of the Shenzhen Stock Exchange in 2015, with the stock code 300458.

Motivated by customer-oriented strategy, Allwinner aligns remarkable R&D teams with long-term core-technology investment in UHD video processing, high-performance multi-core CPU/GPU integration with AI and advanced manufacturing process in terms of high integration, ultra-low power consumption and full-stack integration platform, providing competitive turnkey solutions with considerate services. The products powered by Allwinner spread across from smart hardware, smart home, consumer electronics, HD media, smart video, connected car, industry control, wireless communication to analog products.

CONTACT US

Email: service@allwinnertech.com

This brief is for reference only and has no commitment. All content contained herein is subject to changes without notice.

©2025 Allwinner Technology Co., Ltd.