



Table of Contents	
010	Title, TOC and Rev History
020	System Block Diagram
030	Notes For Programmers
040	Full System Power Control
050	DC Input
060	DC2DC 3V3
070	Power Management
080	iMX Power Rails
090	iMX IPU and Misc. Interface
100	BOOT SPI-NOR and MMC-SD
110	DDR-2 Interface
120	SATA Hard Disk Drive
130	USB BOOT and USB Host1
140	USB 7-Port Hub
150	USB Peripherals
160	Ethernet PHY
170	USB Keyboard and TouchPad
180	FM Radio Receiver
190	Audio CODEC and Amplifier
200	DISP connector Light sensor
210	DVI Display
220	LVDS Display
230	Expansion Header
240	iMX Control
250	JTAG, DBG-UART, BOOT_Config

i.MX51 Generic Reference Design

Freescale Semiconductor Confidential

			
ICAP Classification: FCP: _____ FLUQ: X PUBL: _____			
Drawing Title: i.MX51 Generic Reference Design			
Page Title: Title, TOC, Rev History			
Size C	Document Number SCH-26203 PDF-SPF-26203	Rev CS	
Date: Monday, March 07, 2011		Sheet 1 of 25	

i.MX51 EVK System Block Diagram



1. Since IPU_Port_2 has two loads (DVI and LVDS), this may require a different (higher) drive strength setting than IPU_Port_2

I2C Port Summary

MX51 Port	Voltage Rail	Device	Primary Address	Secondary Address	Comment
I2C1	1.8	FM Radio	0010000x		
I2C1	1.8	Expansion Connector	---		Level converted
I2C1	3.3	Expansion Connector	---		Level converted
I2C1	3.3	USB Hub (option)			Level converted
I2C1	3.3	LVDS Connector			Level converted
I2C2	2.775	Audio CODEC	0001010x		
I2C2	2.775	DVI Chip	1110010x	1110110x	
I2C2	2.775	Parallel Dumb Display Connector			
I2C2	2.775	Ambient Light Sensor	1000100x		
I2C2	5	DVI Connector	0110111x	0101000x	Level converted

Daily change report

April 20

(1) change the R246 to DNP for Audio function

April 22

- (1) change the R20 value to 120K
- (2) Change the C53 tolerance to 10V
- (3) Change the R243 Q17 R85 and C81 DNP
- (4) Add the missing GND net of the U234
- (5) change the RN2 and RN3 to MNR15E0RFV103;change the RN4 to MNR15E0RFV102
- (6) change the PAD1---PAD5 to Ohm 8805 resistor

April 24

- (1) change the J12 manufacture NO. to PH12-265-1SR(55). 1mm pitch connector for Keypad
- (2) Change the Y5 to DNP
- (3) Change J3 to through hole 1x4 2.54 pitch connector
- (4) Change the R397 and R399 to DNP
- (5) Change the R7 and R279 to DNP. And R285 should be installed.
- (6) Change the U44A, L31-L39, C345-C360, R265-R268, D30-D34 to DNP to disable the VGA function
- (7) DNP the U4, Q1-Q4, D6, D7, D9, D10, L1, J2, R14-R28, R30, R31, R33-R35 and c4-c11 to disable the battery charger function
- (8) Change the R60 value to 11.7K
- (9) Change the R58 value to 33K

April 27

- (1) change the value of R58 to 38.3K
- (2) DNP J3
- (3) DNP L22

April 28

- (1) change C68 to 150-77976 10V tolerance
- (2) C73 change back to 150-75182
- (3) C47,C48 change back to 150-75837
- (4) Populate R72 and R76, DNP R71 and R75
- (5) change Y5 to 230-77497
- (6) Change the value of R170 to 33ohm
- (7) Change the value of R365-R372 to 1kOhm
- (8) Change R341 to 470-75591
- (9) Change R314 and R315's footprint to 0402
- (10) change C243,C245,C248,C251 to T491C107R016ZT, 100uF/16V
- (11) change V1 to 230-77492
- (12) change V3 to 230-77493, change the C250 and C253 to 15pF
- (13) change V6 to 230-77493, change the C384 and C385 to 15pF, change R333 to 1.0M
- (14) change V5 to 230-77497
- (15) change V2 to 230-77698
- (16) change V4 and V7 to 230-76393, change C301, C302, C420 and C421 to 10pF
- (17) C42,C43,C51,C52 need to be Panasonic T5201S70G0A87045 (low ESR)
- (18) change L40,L45,L46 to be 3000ohm100MHz FB

April 29

- (1) change C410 footprint to 0402
- (2) Correct the connection of the J9
- (3) Change J5 to 5622-1200-ML

May 4

- (1) change U41a and U44a to U41 and U44
- (2) Swap the connection of the J16 to be compatible with SGT1 Hand board
- (3) C5 is too large in value, time delay too big for power-off, change C2 to 22uF 20V.
- (4) put 0-ohm series resistor on DDC-SCL and DDC_SDA lines (0402) R1002 and R1003

May 6

- (1) change Y3 back to ECS part, change C250 and C253 back to 33pF
- (2) Change the net name PWR_ON_OFF_BYPASS2 to PWR_ON_OFF_BYPASS
- (3) As Babir Davis comment, DNP D11 and D14
- (4) Add R1004 a series zero-ohm on VREG and DNP
- (5) Correct the connection of the V2
- (6) Swap the R474 and R476, also R282 and R270
- (7) change the DR2 chips to EBR1116AEBG-8E-F to support 800MHz

May 7

- (1) change D11,D14 and D24 to fairchild LED part QTLP600CTR
- (2) Adjust the connection of J18, add the backlight of the AAPL
- (3) Add Pad6 and Pad7 to support the external SV power supply
- (4) Use DI_GP1 and DI_GP2 as LCD interrupt and LP mode
- (5) Add R1011 and R1012, the series resistors on I2C of U234
- (6) populated the C337
- (7) change R1 and R3 to diode

May 15

- (1) Delete D8, add Q2001 P-FET for reverse polarity protection.
- (2) Delete the MAX9805 and other peripheral components
- (3) Change R56 to 33.2K/1% to make TP581124 LX1 output 3.3V
- (4) Update the power supply circuit for AAPL
- (5) Add R3002 and R3003 to make the PINK_STBY_RQD signal alternatively
- (6) Change the value C250 and C253 to 15pF
- (7) update the connection of the display connector
- (8) Add 330pF capacitors to GND of DVI I2C
- (9) Update the connection of the Expansion connector

May 14

- (1) Move R98 and R99 to I2C master
- (2) correct GND nets throughout the entire design
- (3) U11, U12, U13 should all be eliminated from the board. We do not need the SST part

May 15

- (1) Change U14 to 4MB Flash
- (2) Add SV_MAI control circuit
- (3) SW_JMC_CD_B move to GP10L_4. New net name is SW_JMC_CD_B(GP10L_4). WDOG_B move to GP10L_4. New name is WDOG_B(GP10L_4). DISP_CARD_DET_B move to D11_PIN13. (This is new signal for i.MX51 EVK RevB) New name is DISP_CARD_DET_B(D11_PIN13_GP10L_2).

May 20

- (1) Delete TP581124, add the Linear 3.3V buck LT3681

May 21

- (1) Change the Y3 regulator
- (2) U7 pin K9 to J14 pin 83 with 10K 1% pullup to 3V15_BOOT Net name = "ACCESSORY_CARD_ID0"
- (3) U7 pin M1 to J14 pin 61 with 10K 1% pullup to 3V15_BOOT Net name = "ACCESSORY_CARD_ID1"
- (4) Change Q2002 to Q2004 to make sure the power dissipation enough
- (5) pull up WDOG_B(GP10L_4) to 2V775_BOOT and DNP R89
- (6) DNP R423,R424,R425 and R428
- (7) Populate the R332
- (8) Change R146 and R147 to 1K 0.5% precision

May 25

- (1) Add the R5019
- (2) Change the part number of the R1 to R4
- (3) Add DISP2_RESET net, change net ACCESSORY_CARD_DETECT_B to GP104_13
- (4) Change Q2002 to Q2004 to make sure the power dissipation enough
- (5) pull up WDOG_B(GP10L_4) to 2V775_BOOT and DNP R89
- (6) DNP R423,R424,R425 and R428
- (7) Populate the R332
- (8) Change R146 and R147 to 1K 0.5% precision

May 27

- (1) Add R6001 the pull down resistor
- (2) update the connection of J14
- (3) Change R250 pull up to V_SPKR

Jun 2

- (1) change a larger MOSFET for Q2001
- (2) Delete R131
- (3) Change R1-R4 DNP
- (4) DNP Keyboard page, FM receiver page and light sensor moduler
- (5) Update the SW1 and SW4 circuit design of AAPL, change to P-FET
- (6) Change the C3001 to 10uF

June 3

- (1) Populate COM1
- (2) J14 pin 52... connect to pin 61. PORT_ID1
- (3) Change another part for Q2002-Q2004
- (4) Add D7001,D7002,R7001 and R7002

June 4

- (1) DNP R337
- (2) Change R250 pull up to V_SPKR
- (3) Change R250 pull up to V_SPKR
- (4) Add R6001 the pull down resistor
- (5) update the connection of J14
- (6) Change R250 pull up to V_SPKR

June 5

- (1) Populate Q5001 and DNP R5010
- (2) Change R146 and R147 to 1K 1% precision

June 11

- (1) Change the Y2 P/N, 2.775V power supply
- (2) Add the Analog Devices RGB circuit back into the board
- (3) Change DVI_I2C bypass capacitors to 220pF

July 13

- (1) Change R3001 value to 0.02ohm
- (2) Connect Atlas pin D8 to GND
- (3) DNP L1001
- (4) Populate R5010, DNP R5009,Q5001,U5002
- (5) Populate R89
- (6) DNP R68
- (7) Add R8001 100K resistor in parallel with C70
- (8) Disconnect AD19S from Card-detect. Tie it to 10K/10K resistor divider to GP01 of Atlas (i.MX51 EVK RevB tie directly to VCORE10)

July 28

- (9) R332 change to 2.2K ,R329 change to 2.2K, DNP
- (10) Change the JTAG part number
- (11) Change R1001 and R1002 to FB8001 and FB8002
- (12) Populate R399 and R400
- (13) Add GP104_14 to control DVI I2C level shifter and DNP 220pF capacitor
- (14) Change Y2 and Y6 part
- (15) Update the Y5 part

Aug 04

- (1) Change R146 and R147 to 768ohm 1%

Aug 10

- (1) Populate Y5

Aug 16

- (1) DNP R491 and R492

Aug 27


- (1) Cut the DVI_I2C path, DNP FB8001 and FB8002

Sep 3

- (1) Change the AAPL to ITC part
- (2) Change the MX51 to ITC part
- (3) reverse the polarity of the capacitors of C39 and C341

Nov 11

- (1) Change R7001 and R7002 to 47K to reduce power dissipation
- (2) Add R801 connect GND_RESET to GND
- (3) Add RA001 and RA002, provide a 4.2V voltage to VBAT for AAPL
- (4) Delete R5 and R6, make them as vias in PCB
- (5) Connect USB_V5 to SV_SW
- (6) change U33 to TI part and populate the DVI_I2C path back
- (7) Add net 3V3_PWEN to control 3V3 power with GP104_15
- (8) change R79,R82,R84-R87(0.02ohm) connections, make sure the power path can be cut by removing the resistors




ICAP Classification: FCP: FLUX X PUBL:

Drawing Title:
i.MX51 Generic Reference Design

Page Title:
Notes for Programmers and Layout

Size C	Document Number SCH-26203 PDF:SPF-26203	Rev C3
Date: Monday, March 07, 2011		Sheet 3 of 25



ICAP Classification: FCP: ___ FIUO: X PUBI: ___

Drawing Title:

i.MX51 Generic Reference Design


Page Title:

DC Input


Size A	Document Number SCH-26203 PDF:SPF-26203	Rev C3
-----------	--	-----------

Date: Monday, March 07, 2011 Sheet 5 of 25

3V3 DC/DC Block




SD-2 High Side Power Switch



NOTE: This has been added to overcome the Atlas 3V15 supply current limitation for WiFi support on SDIO.

ICAP Classification: FCP: FLUC: X PUBL:			
Drawing Title: i.MX51 Generic Reference Design			
Page Title: DC2DC 3V3			
Size C	Document Number	SCH-26203 PDF-SPP-26203	Rev C3
Date:	Monday, March 07, 2011	Sheet	6 of 25





Note: If not requiring a single cell battery, customer may short BATT to BATTISN3 to BP and remove Q2004, R67, C56, C57.

Layout per Freescale guidelines.

General-purpose Diagnostic LEDs

NOTE: (PUS_X) means the Power Up Sequence index number during turn on.

Current Monitor



This circuit is not supported for customer designs. Use internal FETs of MC13892 for SW1 and SW4.
For up to 250mW dissipation in pass device, recommended part is: NSS12100XV6T1G
For up to 500mW dissipation in pass device, recommended part is: NSS12100UW3TC






Series resistors with 2.2uF caps are for regulator stability as indicated in minimum ESR requirement.

freescale
semiconductor

ICAP Classification: FCP, FLUC, X, PUBI
Drawing Title: **i.MX51 Generic Reference Design**
Page Title: **Core System Power Block**



Size C	Document Number	SCH-26203 PDF:SPF-26203	Rev C3
Date:	Monday, March 07, 2011	Sheet	7 of 25

i.MX51 - POWER
TO3.0 (19X19)





Added SD2_3V3 supply option for NVCC_PER15


ICAP Classification: FCP: FLUC: X PUBL:			
Drawing Title: i.MX51 Generic Reference Design			
Page Title: IMX Power Rails			
Size C	Document Number SCH-26203 PDF-SPP-26203	Rev C3	
Date: Monday, March 07, 2011	Sheet 8 of 25		




SD1/MMC1 : BOOT Port.




High Current SDIO Peripheral Port



Board Mounting Holes for 4-40 screws




IMPORTANT NOTE :
Use non-conducting nut/bolts to mount the board on a metallic chassis connected to external GND. Not doing so may cause board damage due to GND potential difference.



NOTE: DO NOT use EIM_CRE as GPIO as DI1_PIN13 has the same GPIO assignment

NOTE:
 DDR data pins can be swapped for improved routing according to the following rules:
 1) Data pins can be swapped within each byte
 2) Data bytes can be swapped
 3) DQm and DQSx must follow each byte




freescale
 semiconductor

ICAP Classification: FCP: FLUX: X PUB:
 Drawing Title: **i.MX51 Generic Reference Design**

Page Title: **DDR-2 Interface_512MB(4Gb)**

Size C	Document Number	SCH-26203 PDF-SPP-26203	Rev C3
Date:	Monday, March 07, 2011	Sheet	11 of 25


SATA HDD



NOTE:
 There are 2 on-chip regulators in GL830. One is 5V-to-3.3V and the other is 3.3V-to-1.8V.
 When supplied by 3.3V, the 5V supply pin should be left floating. The 1.8V is generated on-chip by the 3.3V supply.


USB ULPI Host 1

to USB hub





USB on-chip OTG PHY

for boot/debug and USB-hub



USB 7-Port Hub



- USB1: Hub_Port_1
- USB2: Hub_Port_2
- USB3: LCD_Panel_Camera
- USB4: WLAN
- USB5: Key_Board and Touch Pad Controller
- USB6: SATA HDD
- USB7: USB on Expansion Header :: Intended for Video-In module/other type of peripheral

freescale
semiconductor


ICAP Classification: FCP: FLUX: PUBL:

Drawing Title: **i.MX51 Generic Reference Design**


Page Title: **USB 7-Port Hub**

Size C	Document Number SCH-26203 PDF:SPF-26203	Rev C3
Date: Monday, March 07, 2011	Sheet 14 of 25	


WiFi Mini-Card



This connector is for WiFi/Bluetooth module



On-Board USB Camera



ICAP Classification: FCP: FLUQ: X PUBI:			
Drawing Title: i.MX51 Generic Reference Design			
Page Title: USB Peripherals			
Size C	Document Number	SCH-26203 PDF-SPF-26203	Rev C3
Date:	Monday, March 07, 2011	Sheet 15 of 25	

PS2 Touch Pad and Keyboard Controller


High => Suspend
Low => Active

VIH is 2.1V, USB_KB_Suspend at 2.775V

USB_KB_Suspend

Notes:
USBDEN open: USB interface
Pin36 is XRES(active high Reset)
for SK5100; is Reserved for
SK5101

Netbook Style Row/Col Matrix
Key-Board Connector



General Purpose LED's
Layout Note: Mount together at edge of PCB
D20 - Red
D21 - Yellow
D22 - Green
D23 - Orange
D24 - Blue


As the Hirose connector's pin1 is mirror to Ace's, swapped the signals to keep same layout. Jason Yang

freescale™
semiconductor

ICAP Classification: FCP: FLUQ: X PUBL:
Drawing Title: **i.MX51 Generic Reference Design**
Page Title: **USB Keyboard and TouchPad**


Size C	Document Number SCH-26203 PDF-SPP-26203	Rev C3
Date: Monday, March 07, 2011	Sheet 17 of 25	

FM Receiver




VIO = 1.5V - 3.6V

VDD = 2.7V - 5.5V



ICAP Classification: FCP: FLUQ: X PUBI:			
Drawing Title: i.MX51 Generic Reference Design			
Page Title: FM Radio Receiver			
Size: C	Document Number: SCH-26203 PDF-SPP-26203	Rev: C3	
Date: Monday, March 07, 2011	Sheet: 18 of 25		

Audio CODEC and Audio Power Amplifier



Use polarized spkr connectors

SPKR RIGHT N 4
 SPKR RIGHT P 3
 SPKR LEFT N 2
 SPKR LEFT P 1


SM04B-SRSS-TB

AUDIO AMP: 06G045051010
 Layout board per data sheet guideline.

Amp Gain Settings

Gain 0	Gain 1	GAIN	Zin
0	0	6 dB	90 kohm
0	1	10 dB	70 kohm
1	0	15.6 dB	45 kohm
1	1	21.6 dB	25 kohm

0.1uF (C332 and C333) coupling optimized for 90 kohm Zin.






freescale™
 semiconductor

ICAP Classification: FCP: FLUC: X PUBL:

Drawing Title: **i.MX51 Generic Reference Design**



Page Title: **Audio CODEC and Amplifier**

Size C	Document Number SCH-26203 PDF-SPP-26203	Rev CS
Date: Monday, March 07, 2011	Sheet 19 of 25	



ICAP Classification: FCP: _____ FLUC: X PUBL: _____			
i.MX51 Generic Reference Design			
Page Title: display connector + Light sensor			
Size C	Document Number	SCH-26203 PDF-SPP-26203	Rev C3
Date:	Monday, March 07, 2011	Sheet 20 of 25	

DVI Transmitter




freescale™
semiconductor


ICAP Classification: FCP: FLUQ: X PUBL:
Drawing Title: **i.MX51 Generic Reference Design**
Page Title: **DVI-I Display**

Size C	Document Number SCH-26203 PDF-SPP-26203	Rev C3
Date: Monday, March 07, 2011	Sheet 21 of 25	


LVDS Display



Peripheral Expansion Board Header




EMI and NAND x8 Expansion Port



i.MX Control

Reset Switch



BOOT Mode Selection


Switch S1 Functions

	Position 1	Position 2	Position 3	Position 4	Position 5	Position 6	Position 7	Position 8	Position 9	Position 10
	BOOT_MODE[1:0]	BT_BUS_WIDTH	BT_MEM_TYPE[1:0]	BT_SRC[0]	BT_MEM_CTL[1:0]	LID_CLOSE_B	PWR_BYP			
SPI-NOR	0	0	1	1	1	0	1	1	X	X
MMC-1	0	0	0	0	0	0	1	1	X	X
MMC-2	0	0	0	0	0	1	1	1	X	X
UART-1	1	1	0	0	0	0	1	1	X	X
USB-OTG	1	1	0	0	0	0	1	1	X	X


DIP Switch is 10-position. 0= off, 1= on. See schematic sheet 26 for additional functions allowed by 0-ohm resistors.

Position 9 is for simulation of netbook lid open and close.


Position 10, when switched on, forces the system to power up as soon as power is applied. For normal operation, switch to off.



JTAG



Debug/BOOT UART



SMD Female DB-9 Connector

BMOD[1:0]	Boot Type	Boot Defaults
00	Internal Boot	Execute ROM code boot mode from boot switches
01	FSL Test Mode	Special mode reserved for device testing
10	Internal Boot	Boot configuration from FUSE only
11	Serial Boot Loader	*USB *UART

